[1]
K. Rana, A. Niaz, S. Hanif, and M. Ali, “4x4 Bit Multiplier Designs using Different CMOS Schematics, and their Comparison”, TJ, vol. 24, no. 04, pp. 15-22, Jan. 2020.